High-Voltage, High-Power Density Traction Drive Inverter (Keystone Project #1)

Gui-Jia Su

Email: sugj@ornl.gov Phone: 865-341-1330 Oak Ridge National Laboratory

2021 U.S DOE Vehicle Technologies Office Annual Merit Review

June 22, 2021

ORNL is managed by UT-Battelle, LLC for the US Department of Energy

This presentation does not contain any proprietary, confidential, or otherwise restricted information

Project ID: ELT209



Overview

Timeline

- Start Date: FY19
- End Date: FY24
- 53% Complete

Budget

- Total project funding
 - DOE share 100%
- Funding for FY21: \$550K

Barriers

- Passive components are bulky; DC bus capacitor takes 20% - 30 % of inverter volume
- Meeting DOE ELT 2025 High Voltage Power Electronics Targets
 - Power Density: 100kW/L
 - Cost: \$2.7/kW
 - Peak Efficiency: > 97%
 - Reliability: 300,000 mile lifetime or 15 years

Partners

- Virginia Tech
- University of Arkansas
- National Renewable Energy Laboratory
- ORNL Team Members: Randy Wiles, Emre Gurpinar, Cliff White, Lincoln Xue

A COAK RIDGE NATIONAL TRANSPORTATION RESEARCH CENTER

Any proposed future work is subject to change based on funding levels

Relevance – Project Objectives

Overall Objective:

- Develop technologies for next generation traction drive power electronic systems to achieve DOE ELT 2025 target of 100 kW/L
- Focus on traction drive inverter architecture, optimization of bus bar design, minimization of passive components

FY 2021 Objectives:

- Design and build100 kW inverter prototypes
- Demonstrate technologies developed in the EDT Consortium





Milestones and Go/No-Go Decision

Year	Quarter	Milestones and Go/No-Go Decision	Status
FY2021	Q1	Milestone : Evaluate and down select SiC MOSFETs and gate drive solutions developed at ORNL and consortium partners.	
	Q2	Go/No-Go Decision : Design a busbar and a heat sink using genetic algorithm (GA) based optimization tools. If the design can meet the inverter requirements start designing an inverter package.	Completed
	Q3	Milestone : Design an inverter control board with form factor best fitting to the inverter design.	On-track
	Q4	Milestone: Build a 100kW segmented SiC MOSFET inverter prototype.	On-track
FY2022	Q1	Milestone: Perform functional verification tests of the inverter built in FY21.	On-track
	Q2	Milestone: Perform full load tests.	On-track
	Q3	Milestone: Refine inverter designs (Gen-2).	On-track
	Q4	Go/No-Go Decision: Build Gen-2 100kW prototype.	On-track



Any proposed future work is subject to change based on funding levels

Approach

Goal: Increase traction drive power electronics system power density to meet DOE ELT 2025 targets (100kW/L) by focusing on power inverter architecture research and bus bar designs for reduction of passive components

orque (Nm)

- Inverter architecture to reduce capacitor requirements:
 - Multiphase inverter (asymmetrical six-phase)
 - Segmented inverter arrangement

• Increase DC bus voltage (800V+):

- Better utilize SiC switching devices' inherently higher voltage ratings
- Reduce the size of SiC dies (lower cost)
- Reduce phase and DC bus current
- Evaluate impact of insulation requirements

Optimize DC bus bar designs:

- Direct cooling of DC bus bars
- Embedded and distributed capacitors



Approach

Use segmented inverter to reduce the DC bus capacitance

Segmented inverter

- Separate inverter switch dies and stator windings into two sets of drive unit
- No changes needed in control of the motor except modifying the pulse width modulation (PWM) scheme
- Interleaving the switching timings to reduce the DC bus ripple current



Standard 3-phase inverter



ATIONAL RIDGE NATIONAL TRANSPORTATION RESEARCH CENTER

Segmented 3-phase inverter

Reduction of capacitor ripple current with interleaved switching for carrierbased PWM methods







Capacitor ripple current vs modulation index, showing >50% reduction with the segmented inverter.

Optimal zero vector placement in space vector (SV) PWMs



Performed a comparison study of open winding and segmented drives

Comparison of open winding and segmented drives

	Segmented Drive		Open Winding Drive*	
	Linear	Over modulation	Linear	Over modulation
Phase max voltage	$\frac{V_{dc}}{\sqrt{3}}$	$rac{2V_{dc}}{\pi}$	V _{dc}	$rac{4V_{dc}}{\pi}$
Phase current rating	I _m		$\frac{I_m}{2}$	
Inverter rating	$\sqrt{3}V_{dc}I_m$	$\frac{6V_{dc}I_m}{\pi}$	$1.5V_{dc}I_m$	$\frac{6V_{dc}I_m}{\pi}$

*Not usable due to zero sequence currents



ational Laboratory RESEARCH CENTER

• Open winding drive

- Better utilizes DC bus voltage but unable to fully utilize Si/SiC devices' current capability
- Leads to an inverter rating reduction by 13% for the same amount of Si/SiC
- Requires one additional current sensor
- Can use interleaving to significantly reduce the DC bus ripple current, still generate 15% to 100% higher ripple compared to the segmented inverter
- Presents paths for 3rd harmonics from the inverter and/or motor back EMFs to generate zero sequence currents

Open stator winding drive configuration using a single DC source

Evaluated the DC bus ripple currents in open winding drives for various PWM schemes and compared to segmented drives

- PWM schemes for open winding drives
 - Bipolar switching with 120 degree phase shift
 - Unipolar switching
 - Interleaving to reduce ripple current

Interleaving can significantly reduce the DC bus ripple current, still 15% to 100% higher than in the segmented inverter



Bus clamp SV modulation

Comparison of DC bus ripple current for SV PWMs with interleaving vs segmented drive

Design and demonstrate 100kW segmented inverters using technologies developed in the EDT Consortium

- Major tasks and roles
 - Power module: ORNL, VT, U of A
 - Gate drive and sensing: ORNL, VT, U of A
 - DC bus and capacitor: ORNL
 - Control: ORNL
 - Thermal management: ORNL

Inverter Ratings					
Vdc (V)	800				
Power (kW)	100	143kVA at pf=0.7			
Efficiency (%)	98				
Coolant flow rate (L/min)	10	WEG, 50/50			

Cree SiC MOSFET Current sensing Heat sink COTS sensors for Gen-1 CPM3-1200-0013A Power module Gen-2: parasitic voltage drop based 1200V current sensing and protection (VT); 102A @100°C 蹖 **脉脉脉** DC bus Giant magnetoresistance (GMR) 13mΩ @25°C, and based DC/AC current measurement 21mΩ @175°C 0C1 capacitor (U of A)樹樹 樹樹 樹 Gate Driver $T_{sw}\downarrow$ Parasitic V_{dc} **DSP Control Board GMR-based** current voltage drop measurement (U of A) based current Segmented 3-phase inverter sensing (VT) OAK RIDGE | NATIONAL National Laboratory | RESEARCH CENTER 2021 VTO AMR Peer Evaluation Meeting

Developed PLECS loss model for the Cree SiC MOSFET die, CPM3-1200-0013A



Simulated switch losses for thermal design

- Losses per switch in the segmented inverter
 - Po=100kW
 - fsw=30kHz

CAK RIDGE NATIONAL TRANSPORTATION

National Laboratory | RESEARCH CENTER

- Bus-clamped/symmetrical SVPWM
- Bus-clamped SVPWM reduces switching loss significantly over symmetrical SVPWM
- Diode conduction in 3rd quadrant depends on power factor and switching scheme



Bus-clamped SVPWM will be adopted for inverter efficiency enhancement

Designed heat sinks for the VT power module using the ORNL GA-based optimization tool

- Loss in each chip: 150 W
- Coolant inlet: 65 °C and (10/6) L/m flow rate
 - VT double-side cooled SiC phase leg module: two Cree SiC MOSFET dies, CPM3-1200-0013A





Ver. 1: 17.28x13.46x4.22mm







FEA results using COMSOL

- Chip Tjmax: 153.3°C, 155.93°C
- Pressure drops: 749.27Pa, 749.27Pa
- Coolant outlet Tmax: 74.89°C, 74.17°C

National Laboratory | RESEARCH CENTER

Derived a lumped thermal impedance model for the VT power module and simulated MOSFET junction temperature fluctuation

Simulation results at Po=100kW, fsw=30kHz, pf=0.7 indicating >15°C reduction in Tjmax with bus-clamped SVPWM over symmetrical SVPWM



2021 VTO AMR Peer Evaluation Meeting

Completed a 100kW inverter design using the VT phase leg modules

The inverter design is promising in meeting the power density and efficiency targets (100kW/L, 97%)



9.142e-04 Inlet/outlet

8.126e-04

7.110e-04 6.095e-04

5.079e-04 4.063e-04 3.047e-04 2.032e-04

> manifold design ensuring an even flow distribution to the 12 heat sinks

Photo of VT SiC power modules (29.5x20.5x4mm)

2021 VTO AMR Peer Evaluation Meeting

Completed heat sink design using the ORNL GA-based optimization for use with the U of A SiC power modules for a 100 kW segmented inverter

- Selected four candidates for detailed FEA evaluations
- Results: maximum junction temperature Tjmax < 152°C, pressure drop < 356Pa
- Confirmed in FEA correction of imbalance in Tjmaxes with flow rate adjustment



Heat sink convection coefficient vs volume for the GA-based optimization design iterations

CAK RIDGE NATIONAL

National Laboratory | RESEARCH CENTER

HS #2: 36.82x23.6x5.33mm

fl₄

 fl_2





• Flow rate adjustment with offset k_{f} .

 $fl_1 = (1 + k_f)^* fl_{rated}, fl_2 = (1 - k_f)^* fl_{rated}$

SiC #1.

2021 VTO AMR Peer Evaluation Meeting

Response to Previous Year Reviewers' Comments

• **Reviewer:** The reviewer looked forward to hearing about the follow-up regarding comparative evaluation between the segmented inverter drive and the open-end winding dual inverter drive concept.

Response: We have conducted a comprehensive study of the bus voltage and device utilization and DC bus ripple current in the open winding drives for various modulation schemes as well as comparison to the segmented inverter.

 Reviewer: Efficiency evaluation is not observed as an accomplishment nor stated to be part of the future work.

Response: Meeting the inverter efficiency target is our goal and we have specified in our prototype design at 98%, which is the scalability target in the Wide Bandgap Advanced Integrated Power Module 2025 Technical Guidelines. In addition to the loss reduction coming along with the use of wide band gap devices, we are also using the bus-clamped space vector modulation in the segmented drive to further reduce the switching losses.

• **Reviewer:** Looking forward to seeing the outcomes of 100 kW prototype.

Response: We have completed a 1st design for 100kW segmented inverter, which looks promising in meeting the power density and efficiency targets, and plan to experimentally validate the design in FY22.



Collaboration and Coordination with Other Institutions

VIRGINIA TECH	 Virginia Tech Requirements for inverter power modules Power module for inverter design
UNIVERSITY OF ARKANSAS	 University of Arkansas Requirements for inverter power modules Power module for inverter design
NATIONAL RENEWABLE ENERGY LABORATORY	 National Renewable Energy Laboratory Incorporate thermal management research results into inverter designs Validate inverter thermal designs



Remaining Challenges and Barriers

- Impact of higher DC bus voltage on the system insulation requirements needs to be evaluated
- Rapid prototyping of unconventional heat sink and manifold designs
- Integration of current sensing and protection into gate drivers



Proposed Future Research

• FY 2021

- Complete control board design
- Complete an inverter design using the UArk phase leg modules
- Build a 100kW inverter

• FY 2022

- Test and evaluate the inverter built in FY21
- Refine inverter designs with integrated current sensing and gate drives



Any proposed future work is subject to change based on funding levels

Summary

- **Relevance**: Reducing inverter DC bus components will remove some of the barriers in inverter designs to achieve the ELT 2025 targets of 100kW/L and 300,000 mile lifetime
- **Approach**: Develop inverter topologies, increase DC bus voltage, and investigate direct bus cooling to minimize the inverter DC bus design
- Collaborations and Coordination with Other Institutions: Virginia Tech, University of Arkansas, NREL
- Technical Accomplishments:
 - Evaluated the open winding drive and conducted a comparison study against the segmented drive
 - Completed a 100kW segmented inverter design using VT double side cooled SiC phase-leg modules
 - Completed liquid heat sink design for use with the U of A SiC phase-leg modules
- Future Work:

CAK RIDGE | NATIONAL TRANSPORTATION

20

- Build and test 100kW high voltage segmented inverters
- Evaluate inverter designs to identify gaps (if any) against the DOE ELT 2025 targets
- Refine the designs to incorporate the latest developments